

#3
3-11-02

NMT-201-02

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Prior Application: N. KATOH et al
Serial No. 09/582,327
Filed: June 23, 2000

Group Art Unit: 2819
Examiner: A. Tran
For: SEMICONDUCTOR INTEGRATED CIRCUIT
DEVICE, STORAGE MEDIUM ON WHICH CELL
LIBRARY IS STORED AND DESIGNING METHOD
FOR SEMICONDUCTOR INTEGRATED CIRCUIT

11017 U.S. PTO
10/084435
02/28/02

INFORMATION DISCLOSURE STATEMENT


Commissioner for Patents
Washington, D.C. 20231

Sir:

In accordance with the duty of disclosure, the applicants inform the Examiner of the documents cited during prosecution of the parent application, USSN 09/582,327.

The applicants request the Examiner to initial and return a copy of the attached PTO-1449 form to indicate that the references have been considered.

Respectfully submitted,


Shrinath Malur
Registration No. 34,663
Attorney for Applicants

MATTINGLY, STANGER & MALUR
1800 Diagonal Rd., Suite 370
Alexandria, Virginia 22314
(703) 684-1120
Date: February 28, 2002